RTSX72SU - Actel RTSX72SU RadTolerant FPGA designed for enhanced radiation performance...
Request Quote
For Price
- Part Number:
- RTSX72SU
- Model Number:
- RTSX72SU
- Make:
- ACTTEL
- Lead Time:
- Available
- Qty In Stock:
- Available
Actel RTSX72SU RadTolerant FPGA designed for enhanced radiation performance Simple Type: System
RTSX-SU RadTolerant FPGAs specifically designed for enhanced radiation performance are enhanced versions of Actel's commercial SX-A family of devices. Featuring SEU-hardened D-type flip-flops that offer the benefits of Triple Module Redundancy (TMR) without the associated overhead, the RTSX-SU family is a unique product offering for space applications. Manufactured using 0.25 µm technology at the United Microelectronics Corporation (UMC) facility in Taiwan, RTSX-SU offers levels of radiation survivability far in excess of typical CMOS devices. Actel's RTSX-SU architecture, derived from the highly successful SX-A sea-of-modules architecture, has been designed to improve upset and total-dose performance in radiation environments with several enhancements, such as SEU-hardened flip-flops, wider clock lines, and stronger clock drivers. Designed in a sea-of-modules architecture, the entire floor of the FPGA is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing.
For Resellers and High Volume Orders:
Please request a quote to obtain preferred pricing.
Features
- 100% circuit resource utilization with 100% pin locking
- 230 MHz system performance (310 MHz internal)
- 3.3 V and 5.0 V mixed voltage
- 32,000 to 72,000 ASIC gates (48,000 to 108,000 system gates)
- 5 V input tolerance and 5 V drive strength
- Configurable I/O support for 3.3 V/5 V PCI, LVTTL, TTL, and CMOS
- Hermetically-sealed packages for space applications (CQFP, CCGA/LGA, CCLG)
- Highly reliable, nonvolatile antifuse technology
- JTAG boundary scan testing in compliance with IEEE Standard 1149.1 — dedicated JTAG Reset (TRST) Pin
- Low-Cost prototyping option deterministic, user-controllable timing
- Secure programming technology prevents reverse engineering and design theft
- Unique in-system diagnostic and verification capability with Silicon Explorer II
- Up to 360 user-programmable I/Os
- Very low power consumption (Up to 68 mW at Standby)
Specifications
- CCGA: 624
- Clocks: 3
- Combinatorial Cells: 4,024
- CQFP: 208,256
- Logic Modules: 6,036
- Maximum Flip-Flops: 4,024
- Maximum User I/Os: 360
- Quadrant Clocks: 4
- SEU-Hardened Register Cells: 2,012
- Speed Grades: Std.,-1
- System Gates: 108,000
- Temperature Grades: B,E,
- Typical Gates: 72,000
Applications
- None Available
Aliases
- None Available